DDR Hardware Validation & Debug Engineer

Graphcore in Bristol, UK is seeking a Hardware Validation & Debug Engineer to validate memory subsystems and system interfaces for next‑generation AI compute platforms. You will own lab validation, investigate failures, tune LPDDR memory (incl.

LPDDR5), and coordinate root‑cause analysis with hardware and firmware teams. You will work with Architecture, Silicon, Firmware, PCB design and power teams to translate lab findings into actionable fixes, reporting progress with clear debugging