Formal Verification Engineer

The Formal Verification Engineer independently executes formal verification activities for complex hardware designs, ensuring functional correctness, robustness, and quality before tape-out.

The role involves developing and optimizing properties, running advanced formal verification techniques, mentoring junior engineers, and collaborating closely with design teams to achieve verification closure.